mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-01 03:11:32 +00:00
Code Activity
yosys/backends/verilog
History
Miodrag Milanovic ff8e999a71 Split module ports, 20 per line
2021-10-09 13:40:55 +02:00
..
Makefile.inc initial import 2013-01-05 11:13:26 +01:00
verilog_backend.cc Split module ports, 20 per line 2021-10-09 13:40:55 +02:00