mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-12 20:18:20 +00:00
4 lines
109 B
Verilog
4 lines
109 B
Verilog
module top (input clk, input [7:0] a, b, output reg [15:0] c);
|
|
always @(posedge clk) c <= a * b;
|
|
endmodule
|