mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
Strategically inserting the pending memory write in memory::update to keep the queue sorted allows us to skip the queue sort in memory::commit. The Minerva SRAM SoC runs ~7% faster as a result. |
||
---|---|---|
.. | ||
cxxrtl.cc | ||
cxxrtl.h | ||
Makefile.inc |