3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-14 09:55:37 +00:00
yosys/tests/silimate
2026-03-04 12:03:38 -08:00
..
breakreduce.ys
breaksop.ys
fanoutbuf.ys Update fanoutbuf 2025-10-01 20:59:36 -07:00
infer_ce.ys Added test cases for the infer_ce pass 2026-03-04 12:03:38 -08:00
manual2sub.ys fixed edge cases in negopt passes, fixed cell naming inconsistencies 2026-02-06 16:38:55 -08:00
mux_push.ys mux_push implementation 2026-02-05 16:49:59 -08:00
muxinvprop.ys
muxmode.ys
muxneg.ys fixed edge cases in negopt passes, fixed cell naming inconsistencies 2026-02-06 16:38:55 -08:00
neg2sub.ys fixed edge cases in negopt passes, fixed cell naming inconsistencies 2026-02-06 16:38:55 -08:00
negexpand.ys fixed edge cases in negopt passes, fixed cell naming inconsistencies 2026-02-06 16:38:55 -08:00
negmux.ys fixed edge cases in negopt passes, fixed cell naming inconsistencies 2026-02-06 16:38:55 -08:00
negneg.ys fixed edge cases in negopt passes, fixed cell naming inconsistencies 2026-02-06 16:38:55 -08:00
negrebuild.ys fixed edge cases in negopt passes, fixed cell naming inconsistencies 2026-02-06 16:38:55 -08:00
opt_expand.ys
opt_timing_balance.ys silimate: add opt_timing_balance pass and tests 2026-02-27 09:13:39 -08:00
run-test.sh splitlarge: new pass to split wide arithmetic operators 2025-05-15 17:45:08 +03:00
splitfanout.ys More minor cleanup 2025-09-28 07:19:53 -07:00
sub2neg.ys fixed edge cases in negopt passes, fixed cell naming inconsistencies 2026-02-06 16:38:55 -08:00
wide_op.tcl splitlarge: new pass to split wide arithmetic operators 2025-05-15 17:45:08 +03:00
wide_op.v misc: review feedback, remove MUL vestiges 2025-05-15 18:01:13 +03:00