3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-13 07:46:29 +00:00
yosys/backends
2019-12-30 15:35:33 -08:00
..
aiger write_xaiger to use scratchpad for stats; cleanup abc9 2019-12-30 15:35:33 -08:00
blif
btor Use cell name for btor bad state props when it is a public name 2019-11-14 11:57:38 +01:00
edif
firrtl
ilang
intersynth
json
protobuf Add aiger and protobuf backends binary support 2019-09-28 09:51:48 +02:00
simplec
smt2 Bugfix in smtio vcd handling of $-identifiers 2019-10-23 00:04:34 +02:00
smv
spice
table
verilog write_verilog: add -extmem option, to write split memory init files. 2019-11-18 01:27:21 +00:00