mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
If there's an asynchronous flip-flop type, it will be caught by not having a synchronous SAT model later on. Otherwise we can support all flip-flops. |
||
---|---|---|
.. | ||
cmds | ||
equiv | ||
fsm | ||
hierarchy | ||
memory | ||
opt | ||
pmgen | ||
proc | ||
sat | ||
techmap | ||
tests |