mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
dbc38d72cf
Code now resides in `docs/source/code_examples`. `CHAPTER_Prog` -> `stubnets` `APPNOTE_011_Design_Investigation` -> `selections` and `show` `resources/PRESENTATION_Intro` -> `intro` `resources/PRESENTATION_ExSyn` -> `synth_flow` `resources/PRESENTATION_ExAdv` -> `techmap`, `macc`, and `selections` `resources/PRESENTATION_ExOth` -> `scrambler` and `axis` Note that generated images are not yet configured to build from the new code locations.
21 lines
511 B
Verilog
21 lines
511 B
Verilog
module \$add (A, B, Y);
|
|
parameter A_SIGNED = 0;
|
|
parameter B_SIGNED = 0;
|
|
parameter A_WIDTH = 1;
|
|
parameter B_WIDTH = 1;
|
|
parameter Y_WIDTH = 1;
|
|
|
|
input [A_WIDTH-1:0] A;
|
|
input [B_WIDTH-1:0] B;
|
|
output [Y_WIDTH-1:0] Y;
|
|
|
|
parameter _TECHMAP_BITS_CONNMAP_ = 0;
|
|
parameter _TECHMAP_CONNMAP_A_ = 0;
|
|
parameter _TECHMAP_CONNMAP_B_ = 0;
|
|
|
|
wire _TECHMAP_FAIL_ = A_WIDTH != B_WIDTH || B_WIDTH < Y_WIDTH ||
|
|
_TECHMAP_CONNMAP_A_ != _TECHMAP_CONNMAP_B_;
|
|
|
|
assign Y = A << 1;
|
|
endmodule
|