yosys/docs/source/code_examples/synth_flow/opt_03.ys at dbc38d72cf610b81b94d76303cfa0288e94b9363 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00

Krystine Sherwin dbc38d72cf

docs: moving code examples

Code now resides in `docs/source/code_examples`.
`CHAPTER_Prog` -> `stubnets`
`APPNOTE_011_Design_Investigation` -> `selections` and `show`
`resources/PRESENTATION_Intro` -> `intro`
`resources/PRESENTATION_ExSyn` -> `synth_flow`
`resources/PRESENTATION_ExAdv` -> `techmap`,  `macc`, and `selections`
`resources/PRESENTATION_ExOth` -> `scrambler` and `axis`

Note that generated images are not yet configured to build from the new code locations.

2023-11-14 12:55:39 +13:00

4 lines

53 B

Plaintext

Raw Blame History

	`read_verilog opt_03.v`
	`hierarchy -check -top test`
	`opt`