mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
dbc38d72cf
Code now resides in `docs/source/code_examples`. `CHAPTER_Prog` -> `stubnets` `APPNOTE_011_Design_Investigation` -> `selections` and `show` `resources/PRESENTATION_Intro` -> `intro` `resources/PRESENTATION_ExSyn` -> `synth_flow` `resources/PRESENTATION_ExAdv` -> `techmap`, `macc`, and `selections` `resources/PRESENTATION_ExOth` -> `scrambler` and `axis` Note that generated images are not yet configured to build from the new code locations.
15 lines
300 B
Verilog
15 lines
300 B
Verilog
module scrambler(
|
|
input clk, rst, in_bit,
|
|
output reg out_bit
|
|
);
|
|
reg [31:0] xs;
|
|
always @(posedge clk) begin
|
|
if (rst)
|
|
xs = 1;
|
|
xs = xs ^ (xs << 13);
|
|
xs = xs ^ (xs >> 17);
|
|
xs = xs ^ (xs << 5);
|
|
out_bit <= in_bit ^ xs[0];
|
|
end
|
|
endmodule
|