mirror of
https://github.com/YosysHQ/yosys
synced 2025-05-28 17:59:12 +00:00
5 lines
86 B
Verilog
5 lines
86 B
Verilog
module abc9_test027(output reg o);
|
|
initial o = 1'b0;
|
|
always @*
|
|
o <= ~o;
|
|
endmodule
|