mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 04:03:45 +00:00
Code Activity
yosys/passes
History
Clifford Wolf dbb3556e3f Fixed a bug in opt_clean and some RTLIL API usage cleanups
2014-07-27 13:19:05 +02:00
..
abc Refactoring: Renamed RTLIL::Design::modules to modules_ 2014-07-27 11:18:30 +02:00
cmds Refactoring: Renamed RTLIL::Design::modules to modules_ 2014-07-27 11:18:30 +02:00
fsm Added log_cmd_error_expection 2014-07-27 12:05:50 +02:00
hierarchy Refactoring: Renamed RTLIL::Design::modules to modules_ 2014-07-27 11:18:30 +02:00
memory Using new obj iterator API in a few places 2014-07-27 11:32:42 +02:00
opt Fixed a bug in opt_clean and some RTLIL API usage cleanups 2014-07-27 13:19:05 +02:00
proc Using new obj iterator API in a few places 2014-07-27 11:32:42 +02:00
sat Refactoring: Renamed RTLIL::Design::modules to modules_ 2014-07-27 11:18:30 +02:00
techmap Using new obj iterator API in a few places 2014-07-27 11:32:42 +02:00