mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-18 22:59:03 +00:00
23 lines
507 B
Plaintext
23 lines
507 B
Plaintext
#design should be loaded before executing
|
|
#set the: hierarchy -top <module_top>
|
|
#set the: hierarchy -libdir <dir>
|
|
|
|
#high level synthesis
|
|
#################
|
|
#converting processes to cells
|
|
proc;
|
|
opt; opt_const -mux_undef; opt;
|
|
rename -hide;;;
|
|
#converting pmux to mux
|
|
techmap -map techlibs/common/pmux2mux.v;;
|
|
memory -nomap;;
|
|
#flatten design
|
|
flatten;;
|
|
#converting asyn memory write to syn memory
|
|
memory_unpack;
|
|
#cell output to be a single wire
|
|
splitnets -driver;
|
|
opt;;;
|
|
#writing btor
|
|
write_btor design.btor;
|