3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-27 20:36:31 +00:00
yosys/techlibs/intel_alm
gatecat cae905f551 Blackbox all whiteboxes after synthesis
This prevents issues like processes in whiteboxes triggering an error in
the JSON backend.

Signed-off-by: gatecat <gatecat@ds0.me>
2021-03-17 21:07:20 +00:00
..
common
cyclonev
Makefile.inc
synth_intel_alm.cc Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00