mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
8 lines
134 B
Verilog
8 lines
134 B
Verilog
module test(input D, C, R, output reg Q);
|
|
always @(posedge C, posedge R)
|
|
if (R)
|
|
Q <= 0;
|
|
else
|
|
Q <= D;
|
|
endmodule
|