mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
11 lines
168 B
Verilog
11 lines
168 B
Verilog
module test(input clk, a, b, c,
|
|
output reg y);
|
|
|
|
reg [2:0] q1, q2;
|
|
always @(posedge clk) begin
|
|
q1 <= { a, b, c };
|
|
q2 <= q1;
|
|
y <= ^q2;
|
|
end
|
|
endmodule
|