mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
7 lines
116 B
Verilog
7 lines
116 B
Verilog
module macc_16_16_32(a, b, c, y);
|
|
input [15:0] a, b;
|
|
input [31:0] c;
|
|
output [31:0] y;
|
|
assign y = a*b + c;
|
|
endmodule
|