mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
7 lines
127 B
Verilog
7 lines
127 B
Verilog
module test(a, b, c, d, x, y);
|
|
input [15:0] a, b, c, d;
|
|
input [31:0] x;
|
|
output [31:0] y;
|
|
assign y = a*b + (c*d + x);
|
|
endmodule
|