mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
6 lines
102 B
Verilog
6 lines
102 B
Verilog
module test (A, B, X, Y);
|
|
input [7:0] A, B;
|
|
output [7:0] X = A + B;
|
|
output [7:0] Y = A + A;
|
|
endmodule
|