mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
5 lines
105 B
Verilog
5 lines
105 B
Verilog
module primetest(p, a, b, ok);
|
|
input [15:0] p, a, b;
|
|
output ok = p != a*b || a == 1 || b == 1;
|
|
endmodule
|