mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
7 lines
157 B
Verilog
7 lines
157 B
Verilog
module example(input clk, a, b, c,
|
|
output reg [1:0] y);
|
|
always @(posedge clk)
|
|
if (c)
|
|
y <= c ? a + b : 2'd0;
|
|
endmodule
|