mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
4 lines
74 B
Verilog
4 lines
74 B
Verilog
module cmos_demo(input a, b, output [1:0] y);
|
|
assign y = a + b;
|
|
endmodule
|