yosys/tests/i2c_bench/timescale.v at d9bc024d29dd780e34eb6c9c3e84feab763eeb10 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 20:18:20 +00:00

Clifford Wolf 7764d0ba1d initial import

2013-01-05 11:13:26 +01:00

3 lines

23 B

Verilog

Raw Blame History

	`timescale 1ns / 10ps