mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 12:28:44 +00:00
5 lines
100 B
Plaintext
5 lines
100 B
Plaintext
read_verilog memory.v
|
|
synth_ice40
|
|
select -assert-count 1 t:SB_RAM40_4K
|
|
write_verilog memory_synth.v
|