mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 12:28:44 +00:00
6 lines
139 B
Plaintext
6 lines
139 B
Plaintext
read_verilog latches.v
|
|
synth_ice40
|
|
select -assert-count 5 t:SB_LUT4
|
|
#select -assert-none t:SB_LUT4 %% t:* %D
|
|
write_verilog latches_synth.v
|