mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-28 10:19:26 +00:00
Code Activity
yosys/passes
History
whitequark 0c318e7db5 memory_collect: do not truncate 'x from \INIT. 
The semantics of an RTLIL constant that has less bits than its
declared bit width is zero padding. Therefore, if the output of
memory_collect will be used for simulation, truncating 'x from
the end of \INIT will produce incorrect simulation results.
2018-12-21 02:01:27 +00:00
..
cmds Merge pull request #736 from whitequark/select_assert_list 2018-12-16 16:45:49 +01:00
equiv Fix equiv_opt indenting 2018-12-16 15:57:28 +01:00
fsm Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
hierarchy Refactor code to avoid code duplication + added comments 2018-10-20 16:06:48 +02:00
memory memory_collect: do not truncate 'x from \INIT. 2018-12-21 02:01:27 +00:00
opt Merge pull request #720 from whitequark/master 2018-12-16 15:27:23 +01:00
proc Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
sat Fixed minor typo in "sim" help message 2018-09-12 18:34:27 -04:00
techmap Revert "Proof-of-concept: preserve naming through ABC using dress" 2018-12-16 21:27:31 +01:00
tests Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00