mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 12:58:45 +00:00
b9b5899cce
* Copies guidelines files into docs/ for website * Copying manual/CHAPTER_Prog for new docs * Copying manual/APPNOTE_011... for new docs Also adding faketime to list of packages for website build. Co-authored-by: KrystalDelusion <krystinedawn@yosyshq.com>
13 lines
177 B
Verilog
13 lines
177 B
Verilog
module sumprod(a, b, c, sum, prod);
|
|
|
|
input [7:0] a, b, c;
|
|
output [7:0] sum, prod;
|
|
|
|
{* sumstuff *}
|
|
assign sum = a + b + c;
|
|
{* *}
|
|
|
|
assign prod = a * b * c;
|
|
|
|
endmodule
|