mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-08 10:25:19 +00:00
* Support output BLIF for Xilinx architectures. * Support using .names in BLIF for Xilinx architectures. * Use the same `NO_LUT` define in both `synth_ice40` and `synth_xilinx`. |
||
---|---|---|
.. | ||
achronix | ||
common | ||
coolrunner2 | ||
easic | ||
gowin | ||
greenpak4 | ||
ice40 | ||
intel | ||
xilinx | ||
.gitignore |