mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 02:45:52 +00:00
Code Activity
yosys/techlibs
History
YRabbit d6a1e022e1 gowin: add a new type of PLL - PLLVR 
This primitive is used in the GW1NS-4, GW1NS-4C, GW1NSR-4, GW1NSR-4C and
GW1NSER-4C chips.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
2023-01-11 11:41:29 +10:00
..
achronix Test fixes for latest iverilog 2022-09-21 15:46:43 +02:00
anlogic anlogic: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
common simlib: Simplify recently changed $mux model 2022-10-28 19:48:00 +02:00
coolrunner2 Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
easic Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
ecp5 Add -no-rw-check option to memory_dff + memory + synth_{ice40,ecp5,gowin}. 2022-06-02 23:16:12 +02:00
efinix efinix: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
fabulous fabulous: Allow adding extra custom prims and map rules 2022-11-17 13:34:58 +01:00
gatemate Fix static initialization, fixes mingw build 2022-07-04 19:31:38 +02:00
gowin gowin: add a new type of PLL - PLLVR 2023-01-11 11:41:29 +10:00
greenpak4 Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
ice40 Fitting help messages to 80 character width 2022-08-24 10:40:57 +12:00
intel Fitting help messages to 80 character width 2022-08-24 10:40:57 +12:00
intel_alm Fitting help messages to 80 character width 2022-08-24 10:40:57 +12:00
machxo2 machxo2: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
nexus nexus: Fix BRAM write enable in PDP mode 2023-01-04 17:59:36 +01:00
quicklogic Fitting help messages to 80 character width 2022-08-24 10:40:57 +12:00
sf2 Test fixes for latest iverilog 2022-09-21 15:46:43 +02:00
xilinx Fitting help messages to 80 character width 2022-08-24 10:40:57 +12:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00