mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 12:28:44 +00:00
13 lines
647 B
Makefile
13 lines
647 B
Makefile
|
|
OBJS += techlibs/anlogic/synth_anlogic.o
|
|
OBJS += techlibs/anlogic/anlogic_eqn.o
|
|
OBJS += techlibs/anlogic/anlogic_fixcarry.o
|
|
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/cells_map.v))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/arith_map.v))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/cells_sim.v))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/eagle_bb.v))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/drams.txt))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/drams_map.v))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/dram_init_16x4.vh))
|