3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 05:18:45 +00:00
yosys/examples/intel/MAX10
2019-07-18 17:09:15 +01:00
..
run_max10 synth_intel: revert change to run_max10 2019-07-18 17:09:15 +01:00
runme_postsynth Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAs 2017-04-05 23:01:29 -05:00
sevenseg.v Squelch trailing whitespace 2017-04-12 15:11:09 +02:00
top.v Squelch trailing whitespace 2017-04-12 15:11:09 +02:00