3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 01:54:10 +00:00
yosys/tests/svinterfaces
2018-10-18 22:40:53 +02:00
..
run-test.sh Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00
runone.sh Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00
svinterface1.sv Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00
svinterface1_ref.v Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00
svinterface1_tb.v Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00