mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
8 lines
138 B
Plaintext
8 lines
138 B
Plaintext
read_verilog -sv countbits.sv
|
|
hierarchy
|
|
proc
|
|
flatten
|
|
opt -full
|
|
select -module top
|
|
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
|