mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 12:28:44 +00:00
d53a2bd1d3
The MSLICEs on the Eagle series of FPGA can be configured as Distributed RAM. Enable to synthesis to DRAM. As the Anlogic software suite doesn't support any 'bx to exist in the initializtion data of DRAM, do not enable the initialization support of the inferred DRAM. Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
20 lines
334 B
Verilog
20 lines
334 B
Verilog
module \$__ANLOGIC_DRAM16X4 (CLK1, A1ADDR, A1DATA, B1ADDR, B1DATA, B1EN);
|
|
input CLK1;
|
|
|
|
input [3:0] A1ADDR;
|
|
output [3:0] A1DATA;
|
|
|
|
input [3:0] B1ADDR;
|
|
input [3:0] B1DATA;
|
|
input B1EN;
|
|
|
|
EG_LOGIC_DRAM16X4 _TECHMAP_REPLACE_ (
|
|
.di(B1DATA),
|
|
.waddr(B1ADDR),
|
|
.wclk(CLK1),
|
|
.we(B1EN),
|
|
.raddr(A1ADDR),
|
|
.do(A1DATA)
|
|
);
|
|
endmodule
|