mirror of
https://github.com/YosysHQ/yosys
synced 2026-01-17 16:06:27 +00:00
14 lines
201 B
Text
14 lines
201 B
Text
# Test debug -on/-off modes
|
|
|
|
design -reset
|
|
|
|
read_verilog <<EOT
|
|
module top(input a, input b, output y);
|
|
assign y = a & b;
|
|
endmodule
|
|
EOT
|
|
|
|
debug -on
|
|
hierarchy
|
|
select -assert-count 1 t:$and
|
|
debug -off
|