mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-08 10:25:19 +00:00
added case for memwr cell that is used in muxes (same cell is used more than one time) corrected bug for xnor and logic_not added pmux cell translation Conflicts: backends/btor/btor.cc |
||
---|---|---|
.. | ||
blif | ||
btor | ||
edif | ||
ilang | ||
intersynth | ||
spice | ||
verilog |