This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-02-22 08:17:38 +00:00
Code
Activity
d2f7d3cf63
yosys
/
backends
/
verilog
History
Krystine Sherwin
fcb8695261
write_verilog: Skip empty switches
2026-01-07 13:09:49 +13:00
..
Makefile.inc
verilog_backend.cc
write_verilog: Skip empty switches
2026-01-07 13:09:49 +13:00
verilog_backend.h