mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 03:32:29 +00:00
d738b2c127
- Modules with a parameter without a default value will be automatically deferred until the hierarchy pass - Allows for parameters without defaults as module items, rather than just int the `parameter_port_list`, despite being forbidden in the LRM - Check for parameters without defaults that haven't been overriden - Add location info to parameter/localparam declarations
26 lines
384 B
Text
26 lines
384 B
Text
logger -expect-no-warnings
|
|
read_verilog -sv <<EOF
|
|
module Module;
|
|
parameter X;
|
|
endmodule
|
|
EOF
|
|
|
|
design -reset
|
|
|
|
logger -expect-no-warnings
|
|
read_verilog -sv <<EOF
|
|
module Module #(
|
|
parameter X
|
|
);
|
|
endmodule
|
|
EOF
|
|
|
|
design -reset
|
|
|
|
logger -expect error "Parameter defaults can only be omitted in SystemVerilog mode!" 1
|
|
read_verilog <<EOF
|
|
module Module #(
|
|
parameter X
|
|
);
|
|
endmodule
|
|
EOF
|