3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-15 02:15:31 +00:00
yosys/techlibs
Emil J. Tywoniak 19a4c29a0e Revert "intel: register bram celltypes"
This reverts commit 16785a7f75af3a9d7be9f6450edbb927ce873d4a.
2026-05-22 18:40:16 +02:00
..
achronix
analogdevices
anlogic
common
coolrunner2
easic
efinix
fabulous
gatemate
gowin
greenpak4
ice40
intel
intel_alm
lattice
microchip
nanoxplore
quicklogic
sf2
xilinx
.gitignore
fix_mod.py