3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-10 11:17:09 +00:00
yosys/frontends/verilog
Jeff Wang d12ba42a74 add attributes for enumerated values in ilang
- information also useful for strongly-typed enums (not implemented)
- resolves enum values in ilang part of #1594
- still need to output enums to VCD (or better yet FST) files
2020-02-17 04:42:42 -05:00
..
.gitignore Add "make coverage" 2018-08-27 14:22:21 +02:00
const2ast.cc Fix handling of z_digit "?" and fix optimization of cmp with "z" 2019-09-13 13:39:39 +02:00
Makefile.inc Read bigger Verilog files. 2019-05-18 14:20:30 +03:00
preproc.cc Fixed some missing "verilog_" in documentation 2019-12-13 10:17:05 -03:00
verilog_frontend.cc Add "verilog_defines -list" and "verilog_defines -reset" 2019-10-21 13:35:56 +02:00
verilog_frontend.h Add specify parser 2019-04-23 21:36:59 +02:00
verilog_lexer.l Fixed some missing "verilog_" in documentation 2019-12-13 10:17:05 -03:00
verilog_parser.y add attributes for enumerated values in ilang 2020-02-17 04:42:42 -05:00