mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
10 lines
125 B
Verilog
10 lines
125 B
Verilog
`include "common_sim.vh"
|
|
`include "ccu2d_sim.vh"
|
|
|
|
`ifndef NO_INCLUDES
|
|
|
|
`include "cells_ff.vh"
|
|
`include "cells_io.vh"
|
|
|
|
`endif
|