mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
16 lines
248 B
Verilog
16 lines
248 B
Verilog
module $_DLATCH_P_(input E, input D, output Q);
|
|
GP_DLATCH _TECHMAP_REPLACE_ (
|
|
.D(D),
|
|
.nCLK(!E),
|
|
.Q(Q)
|
|
);
|
|
endmodule
|
|
|
|
module $_DLATCH_N_(input E, input D, output Q);
|
|
GP_DLATCH _TECHMAP_REPLACE_ (
|
|
.D(D),
|
|
.nCLK(E),
|
|
.Q(Q)
|
|
);
|
|
endmodule
|