3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-05 17:14:08 +00:00
yosys/frontends/verilog/.gitignore
Clifford Wolf ddc1761f1a Add "make coverage"
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-08-27 14:22:21 +02:00

5 lines
83 B
Plaintext

verilog_lexer.cc
verilog_parser.output
verilog_parser.tab.cc
verilog_parser.tab.hh