mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-17 01:33:26 +00:00
6 lines
94 B
Verilog
6 lines
94 B
Verilog
module add_repeated(
|
|
input [7:0] a,
|
|
output [7:0] y
|
|
);
|
|
assign y = a + a + a + a;
|
|
endmodule
|