mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-16 01:04:14 +00:00
6 lines
106 B
Verilog
6 lines
106 B
Verilog
module add_multi_const(
|
|
input [7:0] x,
|
|
output [7:0] y
|
|
);
|
|
assign y = 8'd1 + 8'd2 + 8'd3 + x;
|
|
endmodule
|