mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-20 19:03:31 +00:00
10 lines
419 B
Text
10 lines
419 B
Text
read_verilog ../common/logic.v
|
|
hierarchy -top top
|
|
proc
|
|
equiv_opt -assert -map +/analogdevices/cells_sim.v synth_analogdevices -noiopad # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd top # Constrain all select calls below inside the top module
|
|
|
|
select -assert-count 1 t:LUT1
|
|
select -assert-count 9 t:LUT2
|
|
select -assert-none t:LUT1 t:LUT2 %% t:* %D
|