3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-14 18:05:55 +00:00
yosys/techlibs
2026-07-24 12:20:35 +02:00
..
achronix
analogdevices
anlogic
common flowmap: remove 2026-07-22 13:50:33 +01:00
coolrunner2
easic
efinix Merge branch 'main' into nella/latch-toggle 2026-07-08 11:41:08 +02:00
fabulous Remove old techmap. 2026-07-08 12:07:58 +02:00
gatemate
gowin
greenpak4
ice40 flowmap: remove 2026-07-22 13:50:33 +01:00
intel
intel_alm
lattice Merge branch 'main' into nella/fuse-2 2026-07-24 12:20:35 +02:00
microchip
nanoxplore Merge branch 'main' into nella/latch-toggle 2026-07-08 11:41:08 +02:00
quicklogic Merge branch 'main' into nella/latch-toggle 2026-07-08 11:41:08 +02:00
sf2
xilinx xilinx_srl: keep the clock enable on FDRE shift registers 2026-07-20 23:59:40 -07:00
CMakeLists.txt
fix_mod.py