This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-18 14:49:02 +00:00
Code
Activity
ce0de937f4
yosys
/
backends
/
verilog
History
Clifford Wolf
1d58bbb79c
Merge pull request
#1175
from whitequark/write_verilog-fix-case-attr-position
...
write_verilog: fix placement of case attributes
2019-07-09 22:19:34 +01:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Merge pull request
#1175
from whitequark/write_verilog-fix-case-attr-position
2019-07-09 22:19:34 +01:00