mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
The $shift and $shiftx cells perform a left logical shift if the second operand is negative. This change passes the sign of the second operand of AST_SHIFT and AST_SHIFTX into $shift and $shiftx cells, respectively. |
||
---|---|---|
.. | ||
aiger | ||
ast | ||
blif | ||
json | ||
liberty | ||
rpc | ||
rtlil | ||
verific | ||
verilog |