mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 20:38:44 +00:00
20 lines
458 B
Plaintext
20 lines
458 B
Plaintext
read_verilog test_arith.v
|
|
synth_ice40
|
|
rename test gate
|
|
|
|
read_verilog test_arith.v
|
|
rename test gold
|
|
|
|
miter -equiv -flatten -make_outputs gold gate miter
|
|
sat -verify -prove trigger 0 -show-ports miter
|
|
|
|
delete A:whitebox # Necessary since whiteboxes cannot
|
|
# be overwritten...
|
|
synth_ice40 -top gate
|
|
|
|
read_verilog test_arith.v
|
|
rename test gold
|
|
|
|
miter -equiv -flatten -make_outputs gold gate miter
|
|
sat -verify -prove trigger 0 -show-ports miter
|