3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-23 20:58:55 +00:00
yosys/passes/techmap
2019-08-07 09:54:27 -07:00
..
.gitignore
abc.cc Redesign of cell cost API 2019-08-07 01:12:14 +02:00
abc9.cc Add comment 2019-08-07 09:54:27 -07:00
aigmap.cc
alumacc.cc
attrmap.cc attrmap: also consider process, switch and case attributes. 2019-07-10 12:30:53 +00:00
attrmvcp.cc
deminout.cc
dff2dffe.cc
dff2dffs.cc
dffinit.cc If init is 1'bx, do not add to dict as per @cliffordwolf 2019-05-03 08:06:16 -07:00
dfflibmap.cc
dffsr2dff.cc
extract.cc
extract_counter.cc
extract_fa.cc Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs 2019-08-06 04:47:55 +02:00
extract_reduce.cc
filterlib.cc
flowmap.cc Fix formatting for msys2 mingw build using GetSize 2019-08-01 17:27:34 +02:00
hilomap.cc
insbuf.cc
iopadmap.cc
libparse.cc Fix two instances of integer-assignment to string. 2019-05-14 22:01:15 -07:00
libparse.h
lut2mux.cc
maccmap.cc
Makefile.inc Make abc9 pass aware of optional ABCEXTERNAL override 2019-06-28 14:56:16 -04:00
muxcover.cc Update muxcover doc as per @ZirconiumX 2019-07-08 12:50:59 -07:00
nlutmap.cc
pmuxtree.cc
shregmap.cc Merge pull request #1085 from YosysHQ/eddie/shregmap_improve 2019-06-21 08:56:56 -07:00
simplemap.cc Check blackbox attribute in techmap/simplemap 2019-04-20 11:10:05 +02:00
simplemap.h
techmap.cc Increment _TECHMAP_BITS_CONNMAP_ by one since counting from zero 2019-07-09 12:14:00 -07:00
tribuf.cc
zinit.cc Zinit option '-singleton' -> '-all' 2019-05-10 10:23:14 -07:00